Index of /emsdk/upstream/lib/clang/22/include

[ICO]NameLast modifiedSizeDescription
[PARENTDIR]Parent Directory  -  
[DIR]cuda_wrappers/2025-12-18 03:01 -  
[DIR]llvm_libc_wrappers/2025-12-18 03:01 -  
[DIR]llvm_offload_wrappers/2025-12-18 03:01 -  
[DIR]openmp_wrappers/2025-12-18 03:01 -  
[DIR]ppc_wrappers/2025-12-18 03:01 -  
[DIR]zos_wrappers/2025-12-18 03:01 -  
[TXT]__stdarg_header_macro.h2025-12-18 02:26 417  
[TXT]__stddef_header_macro.h2025-12-18 02:26 417  
[TXT]__stddef_wint_t.h2025-12-18 02:26 443  
[TXT]__stdarg___va_copy.h2025-12-18 02:26 445  
[TXT]__stdarg_va_list.h2025-12-18 02:26 448  
[TXT]__float_header_macro.h2025-12-18 02:26 449  
[TXT]__stdarg_va_copy.h2025-12-18 02:26 451  
[TXT]__stdarg___gnuc_va_list.h2025-12-18 02:26 467  
[TXT]stdcountof.h2025-12-18 02:26 473  
[TXT]andes_vector.h2025-12-18 02:26 518  
[TXT]varargs.h2025-12-18 02:26 584  
[TXT]s390intrin.h2025-12-18 02:26 604  
[TXT]stddefer.h2025-12-18 02:26 610  
[TXT]__float_infinity_nan.h2025-12-18 02:26 613  
[TXT]wmmintrin.h2025-12-18 02:26 659  
[TXT]yvals_core.h2025-12-18 02:26 687  
[TXT]__stddef_offsetof.h2025-12-18 02:26 708  
[TXT]__stddef_size_t.h2025-12-18 02:26 708  
[TXT]nmmintrin.h2025-12-18 02:26 709  
[TXT]__stddef_rsize_t.h2025-12-18 02:26 710  
[TXT]__stddef_ptrdiff_t.h2025-12-18 02:26 717  
[TXT]x86intrin.h2025-12-18 02:26 721  
[TXT]mm3dnow.h2025-12-18 02:26 729  
[TXT]__stddef_unreachable.h2025-12-18 02:26 735  
[TXT]riscv_ntlh.h2025-12-18 02:26 744  
[TXT]wbnoinvdintrin.h2025-12-18 02:26 749  
[TXT]stdalign.h2025-12-18 02:26 756  
[TXT]iso646.h2025-12-18 02:26 763  
[TXT]invpcidintrin.h2025-12-18 02:26 764  
[TXT]__stdarg_va_arg.h2025-12-18 02:26 771  
[TXT]armintr.h2025-12-18 02:26 843  
[TXT]builtins.h2025-12-18 02:26 846  
[TXT]__stddef_wchar_t.h2025-12-18 02:26 853  
[TXT]__stddef_max_align_t.h2025-12-18 02:26 857  
[TXT]xtestintrin.h2025-12-18 02:26 873  
[TXT]__stddef_null.h2025-12-18 02:26 875  
[TXT]serializeintrin.h2025-12-18 02:26 881  
[TXT]pkuintrin.h2025-12-18 02:26 934  
[TXT]__stddef_nullptr_t.h2025-12-18 02:26 958  
[TXT]riscv_mips.h2025-12-18 02:26 1.0K 
[TXT]arm64intr.h2025-12-18 02:26 1.0K 
[TXT]xsaveoptintrin.h2025-12-18 02:26 1.0K 
[TXT]ptwriteintrin.h2025-12-18 02:26 1.1K 
[TXT]vpclmulqdqintrin.h2025-12-18 02:26 1.1K 
[TXT]sm4evexintrin.h2025-12-18 02:26 1.1K 
[TXT]stdbool.h2025-12-18 02:26 1.1K 
[TXT]clflushoptintrin.h2025-12-18 02:26 1.2K 
[TXT]cldemoteintrin.h2025-12-18 02:26 1.2K 
[TXT]pconfigintrin.h2025-12-18 02:26 1.2K 
[TXT]clzerointrin.h2025-12-18 02:26 1.2K 
[TXT]__clang_hip_stdlib.h2025-12-18 02:26 1.2K 
[TXT]clwbintrin.h2025-12-18 02:26 1.2K 
[TXT]xsavesintrin.h2025-12-18 02:26 1.2K 
[TXT]rtmintrin.h2025-12-18 02:26 1.3K 
[TXT]stdnoreturn.h2025-12-18 02:26 1.3K 
[TXT]waitpkgintrin.h2025-12-18 02:26 1.3K 
[TXT]hresetintrin.h2025-12-18 02:26 1.4K 
[TXT]float.h2025-12-18 02:26 1.4K 
[TXT]vadefs.h2025-12-18 02:26 1.4K 
[TXT]cet.h2025-12-18 02:26 1.5K 
[TXT]usermsrintrin.h2025-12-18 02:26 1.5K 
[TXT]movdirintrin.h2025-12-18 02:26 1.6K 
[TXT]rdpruintrin.h2025-12-18 02:26 1.6K 
[TXT]stdckdint.h2025-12-18 02:26 1.6K 
[TXT]xsaveintrin.h2025-12-18 02:26 1.6K 
[TXT]x86gprintrin.h2025-12-18 02:26 1.7K 
[TXT]sgxintrin.h2025-12-18 02:26 1.8K 
[TXT]prfchwintrin.h2025-12-18 02:26 1.8K 
[TXT]mm_malloc.h2025-12-18 02:26 1.9K 
[TXT]popcntintrin.h2025-12-18 02:26 1.9K 
[TXT]tsxldtrkintrin.h2025-12-18 02:26 2.0K 
[TXT]movrsintrin.h2025-12-18 02:26 2.0K 
[TXT]__wmmintrin_pclmul.h2025-12-18 02:26 2.0K 
[TXT]prfchiintrin.h2025-12-18 02:26 2.0K 
[TXT]velintrin.h2025-12-18 02:26 2.1K 
[TXT]enqcmdintrin.h2025-12-18 02:26 2.1K 
[TXT]mwaitxintrin.h2025-12-18 02:26 2.2K 
[TXT]amxmovrsintrin.h2025-12-18 02:26 2.2K 
[TXT]cmpccxaddintrin.h2025-12-18 02:26 2.3K 
[TXT]avx10_2copyintrin.h2025-12-18 02:26 2.4K 
[TXT]riscv_nds.h2025-12-18 02:26 2.4K 
[TXT]inttypes.h2025-12-18 02:26 2.4K 
[TXT]avx512vpopcntdqintrin.h2025-12-18 02:26 2.4K 
[TXT]stdarg.h2025-12-18 02:26 2.4K 
[TXT]xsavecintrin.h2025-12-18 02:26 2.5K 
[TXT]vaesintrin.h2025-12-18 02:26 2.5K 
[TXT]avx512ifmaintrin.h2025-12-18 02:26 2.6K 
[TXT]avx512bitalgintrin.h2025-12-18 02:26 2.7K 
[TXT]fxsrintrin.h2025-12-18 02:26 2.8K 
[TXT]rdseedintrin.h2025-12-18 02:26 2.9K 
[TXT]amo.h2025-12-18 02:26 2.9K 
[TXT]avx512vp2intersectintrin.h2025-12-18 02:26 3.0K 
[TXT]amxfp16intrin.h2025-12-18 02:26 3.2K 
[TXT]crc32intrin.h2025-12-18 02:26 3.3K 
[TXT]cetintrin.h2025-12-18 02:26 3.3K 
[TXT]adxintrin.h2025-12-18 02:26 3.4K 
[TXT]tbmintrin.h2025-12-18 02:26 3.4K 
[TXT]amxtf32intrin.h2025-12-18 02:26 3.5K 
[TXT]velintrin_approx.h2025-12-18 02:26 3.5K 
[TXT]lzcntintrin.h2025-12-18 02:26 3.6K 
[TXT]limits.h2025-12-18 02:26 3.7K 
[TXT]movrs_avx10_2_512intrin.h2025-12-18 02:26 3.8K 
[TXT]riscv_corev_alu.h2025-12-18 02:26 3.9K 
[TXT]avx512vbmiintrin.h2025-12-18 02:26 4.0K 
[TXT]avx512vpopcntdqvlintrin.h2025-12-18 02:26 4.1K 
[TXT]avx512cdintrin.h2025-12-18 02:26 4.2K 
[TXT]avx512vnniintrin.h2025-12-18 02:26 4.3K 
[TXT]avx512vlvp2intersectintrin.h2025-12-18 02:26 4.7K 
[TXT]__clang_cuda_builtin_vars.h2025-12-18 02:26 4.8K 
[TXT]stddef.h2025-12-18 02:26 4.9K 
[TXT]avx512vlbitalgintrin.h2025-12-18 02:26 5.0K 
[TXT]uintrintrin.h2025-12-18 02:26 5.0K 
[TXT]lwpintrin.h2025-12-18 02:26 5.0K 
[TXT]riscv_crypto.h2025-12-18 02:26 5.1K 
[TXT]__wmmintrin_aes.h2025-12-18 02:26 5.1K 
[TXT]__clang_hip_runtime_wrapper.h2025-12-18 02:26 5.2K 
[TXT]adcintrin.h2025-12-18 02:26 5.4K 
[TXT]riscv_bitmanip.h2025-12-18 02:26 5.6K 
[TXT]__float_float.h2025-12-18 02:26 5.8K 
[TXT]sha512intrin.h2025-12-18 02:26 5.9K 
[TXT]avx512ifmavlintrin.h2025-12-18 02:26 6.0K 
[TXT]htmintrin.h2025-12-18 02:26 6.1K 
[TXT]arm_cmse.h2025-12-18 02:26 6.2K 
[TXT]f16cintrin.h2025-12-18 02:26 6.2K 
[TXT]avxifmaintrin.h2025-12-18 02:26 6.6K 
[TXT]raointintrin.h2025-12-18 02:26 6.6K 
[TXT]amxcomplexintrin.h2025-12-18 02:26 6.8K 
[TXT]movrs_avx10_2intrin.h2025-12-18 02:26 6.8K 
[ ]module.modulemap2025-12-18 02:26 7.0K 
[TXT]sm3intrin.h2025-12-18 02:26 7.3K 
[TXT]amdgpuintrin.h2025-12-18 02:26 7.3K 
[TXT]avx10_2_512minmaxintrin.h2025-12-18 02:26 7.3K 
[TXT]bmi2intrin.h2025-12-18 02:26 7.4K 
[TXT]shaintrin.h2025-12-18 02:26 7.5K 
[TXT]ammintrin.h2025-12-18 02:26 7.6K 
[TXT]avx512vbmivlintrin.h2025-12-18 02:26 7.7K 
[TXT]nvptxintrin.h2025-12-18 02:26 7.7K 
[TXT]avx512vlcdintrin.h2025-12-18 02:26 7.9K 
[TXT]fma4intrin.h2025-12-18 02:26 8.1K 
[TXT]sm4intrin.h2025-12-18 02:26 8.2K 
[TXT]__clang_cuda_math_forward_declares.h2025-12-18 02:26 8.3K 
[TXT]stdatomic.h2025-12-18 02:26 8.5K 
[TXT]larchintrin.h2025-12-18 02:26 8.5K 
[TXT]amxfp8intrin.h2025-12-18 02:26 8.6K 
[TXT]__clang_cuda_complex_builtins.h2025-12-18 02:26 8.7K 
[TXT]__clang_spirv_builtins.h2025-12-18 02:26 9.0K 
[TXT]htmxlintrin.h2025-12-18 02:26 9.0K 
[TXT]arm_neon_sve_bridge.h2025-12-18 02:26 9.5K 
[TXT]gfniintrin.h2025-12-18 02:26 9.8K 
[TXT]sifive_vector.h2025-12-18 02:26 10K 
[TXT]avxvnniintrin.h2025-12-18 02:26 11K 
[TXT]avx512bf16intrin.h2025-12-18 02:26 11K 
[TXT]pmmintrin.h2025-12-18 02:26 11K 
[TXT]unwind.h2025-12-18 02:26 11K 
[TXT]amxavx512intrin.h2025-12-18 02:26 13K 
[TXT]avx10_2_512convertintrin.h2025-12-18 02:26 13K 
[TXT]gpuintrin.h2025-12-18 02:26 13K 
[TXT]avx10_2minmaxintrin.h2025-12-18 02:26 13K 
[TXT]avx10_2_512satcvtdsintrin.h2025-12-18 02:26 13K 
[TXT]avx10_2_512niintrin.h2025-12-18 02:26 14K 
[TXT]avx512vbmi2intrin.h2025-12-18 02:26 14K 
[TXT]intrin0.h2025-12-18 02:26 14K 
[TXT]avx512vlvnniintrin.h2025-12-18 02:26 14K 
[TXT]avxneconvertintrin.h2025-12-18 02:26 14K 
[TXT]avx10_2satcvtdsintrin.h2025-12-18 02:26 15K 
[TXT]hexagon_circ_brev_intrinsics.h2025-12-18 02:26 16K 
[TXT]avxvnniint16intrin.h2025-12-18 02:26 16K 
[TXT]immintrin.h2025-12-18 02:26 16K 
[TXT]__clang_cuda_math.h2025-12-18 02:26 16K 
[TXT]avx10_2_512satcvtintrin.h2025-12-18 02:26 17K 
[TXT]avx10_2niintrin.h2025-12-18 02:26 17K 
[TXT]cpuid.h2025-12-18 02:26 17K 
[TXT]avxvnniint8intrin.h2025-12-18 02:26 17K 
[TXT]keylockerintrin.h2025-12-18 02:26 18K 
[TXT]avx10_2satcvtintrin.h2025-12-18 02:26 18K 
[TXT]__clang_cuda_runtime_wrapper.h2025-12-18 02:28 18K 
[TXT]__clang_cuda_cmath.h2025-12-18 02:26 18K 
[TXT]ptrauth.h2025-12-18 02:26 19K 
[TXT]intrin.h2025-12-18 02:26 19K 
[TXT]amxintrin.h2025-12-18 02:26 20K 
[TXT]avx512vlbf16intrin.h2025-12-18 02:26 20K 
[TXT]bmiintrin.h2025-12-18 02:26 20K 
[TXT]__clang_hip_libdevice_declares.h2025-12-18 02:26 20K 
[TXT]xopintrin.h2025-12-18 02:26 20K 
[TXT]__clang_cuda_libdevice_declares.h2025-12-18 02:26 22K 
[TXT]avx10_2_512bf16intrin.h2025-12-18 02:26 23K 
[TXT]msa.h2025-12-18 02:26 25K 
[TXT]ia32intrin.h2025-12-18 02:26 25K 
[TXT]__clang_hip_cmath.h2025-12-18 02:26 27K 
[TXT]stdint.h2025-12-18 02:26 27K 
[TXT]avx512vlvbmi2intrin.h2025-12-18 02:26 27K 
[TXT]opencl-c-base.h2025-12-18 02:26 28K 
[TXT]tgmath.h2025-12-18 02:26 30K 
[TXT]arm_acle.h2025-12-18 02:26 30K 
[TXT]fmaintrin.h2025-12-18 02:26 30K 
[TXT]tmmintrin.h2025-12-18 02:26 32K 
[TXT]__clang_hip_math.h2025-12-18 02:26 36K 
[TXT]avx10_2bf16intrin.h2025-12-18 02:26 44K 
[TXT]__clang_cuda_intrinsics.h2025-12-18 02:26 45K 
[TXT]avx512vldqintrin.h2025-12-18 02:26 47K 
[TXT]__clang_cuda_texture_intrinsics.h2025-12-18 02:26 55K 
[TXT]__clang_cuda_device_functions.h2025-12-18 02:26 57K 
[TXT]avx512dqintrin.h2025-12-18 02:26 60K 
[TXT]mmintrin.h2025-12-18 02:26 61K 
[TXT]velintrin_gen.h2025-12-18 02:26 69K 
[TXT]avx512bwintrin.h2025-12-18 02:26 78K 
[TXT]wasm_simd128.h2025-12-18 02:26 82K 
[TXT]avx512vlfp16intrin.h2025-12-18 02:26 86K 
[TXT]smmintrin.h2025-12-18 02:26 99K 
[TXT]avx10_2convertintrin.h2025-12-18 02:26 106K 
[TXT]xmmintrin.h2025-12-18 02:26 117K 
[TXT]avx512vlbwintrin.h2025-12-18 02:26 124K 
[TXT]hexagon_types.h2025-12-18 02:26 130K 
[TXT]lsxintrin.h2025-12-18 02:26 135K 
[TXT]lasxintrin.h2025-12-18 02:26 146K 
[TXT]avx512fp16intrin.h2025-12-18 02:26 156K 
[TXT]avx2intrin.h2025-12-18 02:26 190K 
[TXT]emmintrin.h2025-12-18 02:26 194K 
[TXT]avxintrin.h2025-12-18 02:26 199K 
[TXT]hvx_hexagon_protos.h2025-12-18 02:26 294K 
[TXT]avx512vlintrin.h2025-12-18 02:26 320K 
[TXT]hexagon_protos.h2025-12-18 02:26 374K 
[TXT]avx512fintrin.h2025-12-18 02:26 381K 
[TXT]vecintrin.h2025-12-18 02:26 419K 
[TXT]altivec.h2025-12-18 02:26 698K 
[TXT]opencl-c.h2025-12-18 02:26 894K 
Apache/2.4.65 (Debian) Server at ngoprek.rezaervani.com Port 80